



serial
C A B L E S

PCIe Gen5 X4 Slot To U.2 Adapter Card

Part Number: PCI5-AD-x439-01V-U2



User's Manual

REV: 1.0


Nov. 2024



Change history

REV	Change history	Date of Release
1.0	New created for REV1.5 PCBA design	Nov. 2024

Product Brief




Hardware Specification

Model	PCI5-AD-x439-01V-U2
PCBA Physical Dimension	82mm(H) x 162mm(L). PCI Express add-in card standard, Thickness .063" +/- 0.008" (1.6mm +/- 0.2mm)
Power source Selectable	1. Host PCIe slot 2. SATA 15P Power connector 3. Quarch PPM connector
U.2 SSDs support	7mm and 15mm thickness



Functions of Headers



Headers	Descriptions																																
J5	<u>For U.2 SMBus accessing.</u> Pin3&4, Pin5&7 ON: connect the SMBus of U.2 to host in pins of golden finger. Or SMBus accessing from external I2C analyzer via pins 1, 3 5 and 7. <table><tr><th>Pins in Header</th><th>Signals</th><th>Pins in U.2 connector</th><th>Pins in Header</th><th>Signals</th><th>Pins in Golden finger or M.2 connector</th></tr><tr><td>1</td><td>P3V3</td><td></td><td>2</td><td>P3V3</td><td></td></tr><tr><td>3</td><td>U2_SMCLK</td><td>U2_E23</td><td>4</td><td>GF_SMCLK</td><td>GF_B5</td></tr><tr><td>5</td><td>U2_SMDAT</td><td>U2_E24</td><td>6</td><td>GF_SMDAT</td><td>GF_B6</td></tr><tr><td>7</td><td>GND</td><td></td><td>8</td><td>GND</td><td></td></tr></table>	Pins in Header	Signals	Pins in U.2 connector	Pins in Header	Signals	Pins in Golden finger or M.2 connector	1	P3V3		2	P3V3		3	U2_SMCLK	U2_E23	4	GF_SMCLK	GF_B5	5	U2_SMDAT	U2_E24	6	GF_SMDAT	GF_B6	7	GND		8	GND			
Pins in Header	Signals	Pins in U.2 connector	Pins in Header	Signals	Pins in Golden finger or M.2 connector																												
1	P3V3		2	P3V3																													
3	U2_SMCLK	U2_E23	4	GF_SMCLK	GF_B5																												
5	U2_SMDAT	U2_E24	6	GF_SMDAT	GF_B6																												
7	GND		8	GND																													
J14	4Pins wafer FAN connector. <table><tr><th>Pin No.</th><td>4</td><td>3</td><td>2</td><td>1</td></tr><tr><th>Signals</th><td>PWM</td><td>NC</td><td>P12V</td><td>GND</td></tr></table>	Pin No.	4	3	2	1	Signals	PWM	NC	P12V	GND																						
Pin No.	4	3	2	1																													
Signals	PWM	NC	P12V	GND																													
J13	15Pins SATA Power connector. <table><tr><th>Pin No.</th><td>1</td><td>2</td><td>3</td><td>4</td><td>5</td><td>6</td><td>7</td><td>8</td><td>9</td><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td></tr><tr><th>Signals</th><td colspan="3">SATA_P3V3</td><td colspan="3">GND</td><td colspan="3">NC</td><td colspan="3">GND</td><td colspan="3">SATA_P12V</td></tr></table>	Pin No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	Signals	SATA_P3V3			GND			NC			GND			SATA_P12V		
Pin No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15																		
Signals	SATA_P3V3			GND			NC			GND			SATA_P12V																				



Headers	Descriptions														
J6	<u>U.2 P12V Power Selection</u> Pin1&2 ON=Select U.2 P12V sourced from SATA power connector J13. Pin3&4 ON=Select U.2 P12V sourced from PCIe slot of host server. Pin5&6 ON=Select U.2 P12V sourced from Quarch PPM connector J8. <table><tr><th>Pins in Header</th><th>Signals</th><th>Signals</th><th>Pins in Header</th></tr><tr><td>1</td><td rowspan="3">U2_P12V</td><td>SATA_P12V</td><td>2</td></tr><tr><td>3</td><td>PCIE_P12V</td><td>4</td></tr><tr><td>5</td><td>PPM_P12V</td><td>6</td></tr></table>	Pins in Header	Signals	Signals	Pins in Header	1	U2_P12V	SATA_P12V	2	3	PCIE_P12V	4	5	PPM_P12V	6
Pins in Header	Signals	Signals	Pins in Header												
1	U2_P12V	SATA_P12V	2												
3		PCIE_P12V	4												
5		PPM_P12V	6												
J4	<u>U.2 P3V3_AUX Power Selection</u> Pin1&2 ON=Select U.2 P3V3_AUX sourced from SATA power connector J13. Pin3&4 ON=Select U.2 P3V3_AUX sourced from PCIe slot of host server. Pin5&6 ON=Select U.2 P3V3_AUX sourced from Quarch PPM connector J8. <table><tr><th>Pins in</th><th>Signals</th><th>Signals</th><th>Pins in Header</th></tr><tr><td>1</td><td rowspan="3">U2_P3V3_AUX</td><td>SATA_P3V3</td><td>2</td></tr><tr><td>3</td><td>PCIE_P3V3_AUX</td><td>4</td></tr><tr><td>5</td><td>PPM_P3V3</td><td>6</td></tr></table>	Pins in	Signals	Signals	Pins in Header	1	U2_P3V3_AUX	SATA_P3V3	2	3	PCIE_P3V3_AUX	4	5	PPM_P3V3	6
Pins in	Signals	Signals	Pins in Header												
1	U2_P3V3_AUX	SATA_P3V3	2												
3		PCIE_P3V3_AUX	4												
5		PPM_P3V3	6												
J8	For more information in Quarch PPM support. Please contact SerialCables FAE. support@serialcables.com														
J19	ON: Dual port enabled in U.2 SSDs. OFF: Dual port disabled in U.2 SSDs. <table><tr><th>Pins in Header</th><th>Signals</th><th>Pins in U.2 connector</th></tr><tr><td>1</td><td>U2_DPEN#</td><td>E25</td></tr><tr><td>2</td><td>GND</td><td></td></tr></table>	Pins in Header	Signals	Pins in U.2 connector	1	U2_DPEN#	E25	2	GND						
Pins in Header	Signals	Pins in U.2 connector													
1	U2_DPEN#	E25													
2	GND														
J9	Leave floating for “Host Port Quad PCIe Single x4” <table><tr><th>Pins in Header</th><th>Signals</th><th>Pins in U.2 connector</th></tr><tr><td>1</td><td>U2_HPT0</td><td>S15</td></tr><tr><td>2</td><td>U2_HPT0</td><td>S16</td></tr></table>	Pins in Header	Signals	Pins in U.2 connector	1	U2_HPT0	S15	2	U2_HPT0	S16					
Pins in Header	Signals	Pins in U.2 connector													
1	U2_HPT0	S15													
2	U2_HPT0	S16													




Headers	Descriptions															
J3	<table><tr><th>Pins in Header</th><th>Signals</th><th>Pins in U.2 connector</th></tr><tr><td>2</td><td>U2_PRSENT#</td><td>P10</td></tr><tr><td>1</td><td>U2_IFDET#</td><td>P4</td></tr></table>	Pins in Header	Signals	Pins in U.2 connector	2	U2_PRSENT#	P10	1	U2_IFDET#	P4						
Pins in Header	Signals	Pins in U.2 connector														
2	U2_PRSENT#	P10														
1	U2_IFDET#	P4														
J5	ON: Set U2 PWRDIS to be “H” state. OFF: Set U2 PWRDIS to be “L” state. <table><tr><th>Pins in Header</th><th>Signals</th><th>Pins in U.2 connector</th></tr><tr><td>2</td><td>U2_PWRDIS</td><td>P10</td></tr><tr><td>1</td><td>P3V3 PU 1K</td><td>P4</td></tr></table>	Pins in Header	Signals	Pins in U.2 connector	2	U2_PWRDIS	P10	1	P3V3 PU 1K	P4						
Pins in Header	Signals	Pins in U.2 connector														
2	U2_PWRDIS	P10														
1	P3V3 PU 1K	P4														
J7	ON: Connect CLKREQ# of Golden finger to U.2 OFF: Disconnect CLKREQ# of Golden finer to U.2 <table><tr><th>Pins in Header</th><th>Signals</th><th>Pins in U.2 or GF</th></tr><tr><td>1</td><td>U2_PERST#_1</td><td>U2.E4</td></tr><tr><td>2</td><td>GF_CLKREQ#</td><td>GF.B12</td></tr></table>	Pins in Header	Signals	Pins in U.2 or GF	1	U2_PERST#_1	U2.E4	2	GF_CLKREQ#	GF.B12						
Pins in Header	Signals	Pins in U.2 or GF														
1	U2_PERST#_1	U2.E4														
2	GF_CLKREQ#	GF.B12														
J2	<table><tr><th>Pins in Header</th><th>Signals</th><th>Pins in U.2 connector</th></tr><tr><td>1</td><td>U2_PERST#_0</td><td>E5</td></tr><tr><td>2</td><td>GND</td><td></td></tr><tr><td>3</td><td>U2_PERST#_1</td><td>E4</td></tr><tr><td>4</td><td>GND</td><td></td></tr></table>	Pins in Header	Signals	Pins in U.2 connector	1	U2_PERST#_0	E5	2	GND		3	U2_PERST#_1	E4	4	GND	
Pins in Header	Signals	Pins in U.2 connector														
1	U2_PERST#_0	E5														
2	GND															
3	U2_PERST#_1	E4														
4	GND															



Mechanical

Hinge down for 15mm SSD support



Hinge up for 7mm SSD support

